

# A 46-ppm/°C Temperature and Process Compensated Current Reference with On-Chip Threshold Voltage Monitoring Circuit

Ken Ueno<sup>†</sup>, Tetsuya Hirose<sup>‡</sup>, Tetsuya Asai<sup>†</sup>, and Yoshihito Amemiya<sup>†</sup>

<sup>†</sup>Department of Electrical Engineering, Hokkaido University, Sapporo 060-0814, Japan

Tel: +81-11-706-7149, Fax: +81-11-706-7890

<sup>‡</sup>Department of Electrical and Electronics Engineering, Kobe University, Kobe 657-8501, Japan

E-mail: k.ueno@sapiens-ei.eng.hokudai.ac.jp

**Abstract**—A CMOS current reference circuit has been developed in 0.35- $\mu\text{m}$  CMOS process. The circuit consists of a voltage reference circuit, a noninverting amplifier, and an output MOS transistor. The circuit generates a reference current independent of temperature and process variations. Temperature- and process-compensation were achieved by utilizing the zero temperature coefficient bias point of a MOSFET. Theoretical analyses and experimental results showed that the circuit generates a quite stable reference current of 18.4  $\mu\text{A}$  on average. The temperature coefficient, load sensitivity, and process sensitivity ( $\sigma/\mu$ ) of the circuit were 46-ppm/°C, 1.5%/V, and 4.4%, respectively. The circuit can be used as a current reference circuit for high precision analog circuit systems.

## I. INTRODUCTION

Current reference circuits are one of the important building blocks for analog and mixed-signal circuit systems in microelectronics. The circuits generate a reference current for numerous analog circuits such as operational amplifiers, analog buffers, oscillators, AD/DA converters, and so on. Because performances of these circuits are determined mainly by their bias currents, a current reference circuit tolerant to process, supply voltage, and temperature (PVT) variations is required to ensure circuit operation that is stable and highly precise.

Several current reference circuits have been reported in recent works [1] - [6]. In [1] and [3], the zero temperature coefficient (ZTC) bias point of a MOSFET was used to generate a temperature compensated current. The temperature characteristics of the ZTC bias point were analyzed on the assumption that the temperature exponent of the carrier mobility  $m$  [7] and the carrier mobility degradation factor  $\alpha$  [8] are close or equal. However, these values of  $m$  and  $\alpha$  are not equal in general and change in accordance with the CMOS process technology. Moreover, because the ZTC bias point depends on the threshold voltage of a MOSFET, the performance of the reference current will be degraded with the threshold voltage variation. Therefore, a temperature and process compensated current reference circuit cannot be obtained with these reference circuits.

To solve these problems, in this paper, we propose a CMOS current reference circuit tolerant to temperature and process variations. The circuit consists of an on-chip threshold voltage monitoring circuit [9], a noninverting voltage amplifier, and an output transistor. Temperature compensation is performed by




Fig. 1. Measured transfer curves of nMOSFET as a function of gate-source voltage  $V_{GS}$  at different temperatures.

combining the threshold voltage monitoring circuit, the noninverting amplifier, and the ZTC characteristics of a MOSFET. The variation in the threshold voltage is compensated by using an on-chip threshold voltage monitoring circuit. The circuit generates a temperature- and process-compensated reference current. This paper is organized as follows: the temperature characteristics of the drain current and the ZTC bias point are described in Sect. II, proposed circuit configuration and simulation results are described in Sect. III, and Sect. IV, respectively, and the measured results and concluding remarks are presented in Sect. V. Note that a set of 0.35- $\mu\text{m}$  standard CMOS process parameters was used in this work.

## II. TEMPERATURE CHARACTERISTICS

Figure 1 shows the measured transfer curves of nMOSFET at different temperatures from  $-20^\circ\text{C}$  to  $100^\circ\text{C}$ . The ZTC bias point of the drain current can be found in the gate-source voltage of 0.87 V. The temperature characteristics of the ZTC bias point of a MOSFET can be analyzed as follows.

The drain current  $I_{DS}$  of a MOSFET operated in the strong inversion and saturation region is given by

$$I_{DS} = K(V_{BIAS} - V_{TH})^\alpha, \quad (1)$$

where  $K(\sim(W/L)\mu C_{OX})$  is the current gain factor,  $V_{BIAS}$  is the gate-source voltage,  $\mu$  is the carrier mobility,  $C_{OX}$  is the gate-oxide capacitance,  $V_{TH}$  is the threshold voltage, and  $\alpha$  is the mobility degradation factor [8]. The temperature characteristics of the threshold voltage and the mobility can be given by  $V_{TH} = V_{TH0} - \kappa T$ ,  $\mu = \mu_0(T_0) (T_0/T)^m$ , respectively, where  $V_{TH0}$  is the threshold voltage at absolute zero temperature,  $\kappa$  is the temperature coefficient of the threshold voltage,  $\mu(T_0)$

is the carrier mobility at room temperature  $T_0$ , and  $m$  is the temperature exponent of the mobility. For a fixed gate-source voltage  $V_{BIAS}$  with temperature, the temperature coefficient  $TC_I$  of the current is given by

$$TC_I = \frac{1}{I_{DS}} \frac{dI_{DS}}{dT} = \frac{1}{\mu} \frac{d\mu}{dT} + \frac{1}{(V_{BIAS} - V_{TH})^\alpha} \frac{d(V_{BIAS} - V_{TH})^\alpha}{dT} \\ = -\frac{m}{T} + \frac{\alpha\kappa}{V_{BIAS} - V_{TH}}. \quad (2)$$

Therefore, the condition for a zero temperature coefficient of the current ( $TC_I = 0$ ) can be given by

$$V_{BIAS} = V_{TH0} + \left(\frac{\alpha}{m} - 1\right) \kappa T. \quad (3)$$

Because the bias voltage  $V_{BIAS}$  is a fixed voltage with temperature (Eq. (2) is derived from the fixed gate-source bias voltage condition), the value of  $\alpha/m$  in Eq. (3) should be equal to 1. Therefore,  $V_{BIAS}$  and  $TC_I$  can be rewritten as

$$V_{BIAS} = V_{TH0}, \quad TC_I = \frac{\alpha - m}{T} = 0. \quad (4)$$

Equation (4) shows that temperature compensated current can be obtained if two conditions are satisfied: if the bias voltage for the output transistor is  $V_{TH0}$  and if the value of  $\alpha/m$  is equal to 1. However, the temperature exponent of the mobility  $m$  and the carrier mobility degradation factor  $\alpha$  generally are not equal. In standard CMOS process parameters, these values of  $m$  and  $\alpha$  are 1.5 and 2, respectively. Therefore, the output current increases as the temperature increases because  $(\alpha - m)$  is greater than 0.

Considering the above discussion from another point of view, by using the threshold voltage at absolute zero temperature  $V_{TH0}$  as a bias voltage for the output transistor, a current that has a temperature coefficient of  $TC_I = (\alpha - m)/T$  can be obtained. The temperature coefficient of the current will never be zero with the bias voltage of  $V_{TH0}$ . However, from Eq. (2), a larger voltage than  $V_{TH0}$  can modify the temperature coefficient of the output current. From this concept, a current reference circuit was developed. The details of the circuit are as follows.

### III. CIRCUIT CONFIGURATION

Figure 2 shows current reference circuit we proposed. The circuit consists of a voltage reference circuit [9], a noninverting voltage amplifier, and an output transistor. The voltage reference circuit generates a constant reference voltage  $V_{REF}$  that is based on the threshold voltage of a MOSFET at absolute zero temperature in an LSI chip. The noninverting voltage amplifier is used to generate an appropriate bias voltage  $V_{OUT}$ , which is larger than  $V_{REF}$ , for the output transistor. The output transistor accepts the voltage  $V_{OUT}$  and generates reference current  $I_{REF}$  independent of temperature and process variation.

#### A. Threshold Voltage Monitoring Circuit

The left of Fig. 2 shows the voltage reference circuit we used [9]. The circuit consists of a current source subcircuit, a bias-voltage subcircuit, and an operational amplifier, and generates a reference voltage that is the threshold voltage of




Fig. 2. Proposed current reference circuit. Voltage reference circuit generates a voltage based on the threshold voltage of a MOSFET.

transistor  $M_4$  at absolute zero temperature. All MOSFETs are operated in the subthreshold region except for MOS resistor  $M_{R1}$ , which is operated in the strong-inversion and deep triode region. In the bias-voltage subcircuit, the gate-source voltages of transistors ( $V_{GS3}$  through  $V_{GS7}$ ) form a closed loop with the reference voltage  $V_{REF}$ , so we find that

$$V_{REF} = V_{GS4} - V_{GS3} + V_{GS6} - V_{GS5} + V_{GS7} \\ = V_{GS4} + \eta V_T \ln \left( \frac{2S_3 S_5}{S_6 S_7} \right), \quad (5)$$

where  $S$  is the aspect ratio ( $=W/L$ ) of the transistors. The reference voltage can be expressed by the sum of the gate-source voltage  $V_{GS4} (= V_{TH} + \eta V_T \ln(3I_P/S_4 I_0))$  and thermal voltage  $V_T$  scaled by the transistor sizes, where  $I_0 (= \beta(\eta - 1)V_T^2)$  is the process-dependent parameter. Because these voltages in Eq. (5) have negative and positive temperature dependence, respectively, a constant voltage reference circuit with little temperature dependence can be constructed by adjusting the size of the transistors. On the condition where  $V_{REF} - V_{TH0} \ll \kappa T$  and  $\eta V_T \ll \kappa T$ , the temperature dependence of the reference voltage  $V_{REF}$  in Eq. (5) is rewritten as

$$\frac{dV_{REF}}{dT} = -\kappa + \frac{\eta k_B}{q} \ln \left\{ \frac{6q\eta\kappa}{k_B(\eta-1)} \frac{S_{R1} S_3 S_5}{S_4 S_6 S_7} \ln \left( \frac{S_2}{S_1} \right) \right\}, \quad (6)$$

where  $k_B$  is the Boltzmann constant. By setting the aspect ratios  $S$  such that Eq. (6) is equal to 0, a constant reference voltage of a zero temperature coefficient can be obtained. From Eqs. (5) and (6), the output voltage  $V_{REF}$  is given by

$$V_{REF} = V_{TH0}. \quad (7)$$

Therefore, the circuit generates a threshold voltage of a MOSFET at absolute zero temperature. Because the output voltage of  $V_{REF}$  depends on the threshold voltage of a MOSFET ( $M_4$ ) in an LSI chip, the output voltage shows linear dependence with die-to-die threshold voltage variation and can be used as an on-chip process monitoring signal.

#### B. Operation of Current Reference

To generate an appropriate bias voltage for the output transistor, the noninverting voltage amplifier is used. The output voltage of the noninverting amplifier  $V_{OUT}$  can be expressed as

$$V_{OUT} = V_{TH0} \left( 1 + \frac{R_1}{R_2} \right). \quad (8)$$




Fig. 3. Calculated  $TC_I$  of the proposed current reference circuit.

The output transistor accepts the voltage  $V_{OUT}$  and generates a reference current. The reference current  $I_{REF}$  is given by

$$I_{REF} = K \left\{ V_{TH0} \left( 1 + \frac{R_1}{R_2} \right) - V_{TH} \right\}^\alpha. \quad (9)$$

The  $TC_I$  of the current in Eq. (9) is given by

$$TC_I = -\frac{m}{T} + \frac{\alpha\kappa}{V_{TH0} \left( 1 + \frac{R_1}{R_2} \right) - V_{TH}}. \quad (10)$$

Therefore, the condition for a zero temperature coefficient ( $TC_I = 0$ ) can be written as

$$\frac{R_1}{R_2} = \left( \frac{\alpha}{m} - 1 \right) \frac{\kappa T}{V_{TH0}}. \quad (11)$$

Equation (11) shows that the ratio of the resistors can be designed so that  $TC_I$  is equal to 0 at room temperature. Figure 3 shows the calculated  $TC_I$  as a function of temperature with the ratio of resistors as a parameter. A zero  $TC_I$  can be obtained at  $R_1/R_2 = 0.15$  at room temperature. The  $TC_I$  for Eq. (4) is also depicted for comparison. This way, we can obtain a zero temperature coefficient current by setting the appropriate resistor ratio  $R_1/R_2$ .

Next, we discuss in detail the effect of the process variation on the output reference current. From Eq. (9), the process variation of the current  $I_{REF}$  can be given by

$$\frac{\Delta I_{REF}}{I_{REF}} = \frac{1}{I_{REF}} \left( \frac{\partial I_{REF}}{\partial \mu} \Delta \mu + \frac{\partial I_{REF}}{\partial V_{TH0}} \Delta V_{TH0} + \frac{\partial I_{REF}}{\partial V_{TH}} \Delta V_{TH} + \frac{\partial I_{REF}}{\partial (R_1/R_2)} \Delta (R_1/R_2) \right). \quad (12)$$

Because the variation in the output voltage  $\Delta V_{TH0}$  in the threshold voltage monitoring circuit is equal to the variation in the threshold voltage  $\Delta V_{TH}$  of a transistor in an LSI ( $\Delta V_{TH0} = \Delta V_{TH}$ ) and the variation in the resistor ratio is small [7], the process variation in the current in Eq. (12) can be rewritten as

$$\frac{\Delta I_{REF}}{I_{REF}} = \frac{\Delta \mu}{\mu}. \quad (13)$$

Therefore, we can obtain a reference current that is independent of the threshold voltage variation. The variation in the mobility still exist in Eq. (13), but it is small enough compared to that of the threshold voltage [7].




Fig. 4. Scatter plot of the output voltage in the noninverting amplifier as a function of the D2D threshold voltage variation  $\Delta V_{TH}$  from 300-point Monte Carlo simulations. The output voltage shows a linear dependence on the variation of the threshold voltage ( $\Delta V_{OUT}/\Delta V_{TH} \approx 1$ ).




Fig. 5. (a) Scatter plots of the currents as a function of the D2D threshold voltage variation  $\Delta V_{TH}$  from 300-point Monte Carlo simulations. (b) Distribution of the output reference currents.

#### IV. SIMULATION RESULTS

We confirmed the operation of the circuit by a SPICE simulation. The supply voltage of the circuit and the drain-source voltage of the output transistor were set to 1.5 V and 1 V, respectively. To verify the stability of the circuit operation with process variations, Monte Carlo simulations assuming both die-to-die (D2D) variations (the parameters were varied with a uniform distribution: e.g.,  $-0.1 \text{ V} < \Delta V_{TH} < 0.1 \text{ V}$ ) and within-die (WID) mismatch variations (the parameters were varied with a Gaussian distribution: e.g.,  $\sigma_{V_{TH}} = A_{V_{TH}}/\sqrt{LW}$ ) in all MOSFETs and poly resistors [10]–[12] were performed by using the parameters provided by the manufacturer. In this work, larger transistor sizes were used so that the WID variation could be ignored. To evaluate the process sensitivity, currents generated by the proposed circuit and the fixed bias ( $V_{GS}=880 \text{ mV}$ ) were examined.

Figure 4 shows a scatter plot of the average output voltage  $\overline{V_{OUT}}$  of the noninverting amplifier in the temperature range of  $-20$  to  $80^\circ\text{C}$  as a function of the D2D variation in the threshold voltage  $\Delta V_{TH}$ . The output voltage shows a linear dependence on the D2D threshold voltage variation (Slope = 1), because the circuit monitors the threshold voltage of a MOSFET in an LSI chip as shown in Eq. (7). Figure 5 (a) shows a scatter plot of the average reference currents  $\overline{I_{REF}}$  generated by the proposed circuit and the fixed bias voltage. The output current with the fixed bias voltage changes broadly with process variation, while the output current with the proposed circuit shows little dependence on the D2D

TABLE I  
COMPARISON OF REPORTED CMOS CURRENT REFERENCE CIRCUITS

	This work	Serrano [2]	Bendali [3]	Lee [4]	Sansen [5]	Pappu [6]
Process	0.35- $\mu\text{m}$ , CMOS	0.5- $\mu\text{m}$ , CMOS	0.18- $\mu\text{m}$ , CMOS	2- $\mu\text{m}$ , CMOS	3- $\mu\text{m}$ , CMOS	0.18- $\mu\text{m}$ , BiCMOS
Temperature range	-20 - 80 $^{\circ}\text{C}$	0 - 80 $^{\circ}\text{C}$	0 - 100 $^{\circ}\text{C}$	0 - 75 $^{\circ}\text{C}$	0 - 80 $^{\circ}\text{C}$	N.A.
$V_{DD}$	1.4 - 3 V	$\geq 2.3$ V	1 V	N.A.	$\geq 3.5$ V	N.A.
$I_{REF}$	18.4 $\mu\text{A}$	16 - 50 $\mu\text{A}$	144 $\mu\text{A}$	0.287 $\mu\text{A}$	0.774 $\mu\text{A}$	200 $\mu\text{A}$
Process sensitivity( $\sigma/\mu$ )	4.4 % (M.C. Sim.)	N.A.	N.A.	N.A.	2.5 % (90 samples)	4 % (40 samples)
TC	46 ppm/ $^{\circ}\text{C}$	116 ppm/ $^{\circ}\text{C}$	185 ppm/ $^{\circ}\text{C}$	226 ppm/ $^{\circ}\text{C}$	375 ppm/ $^{\circ}\text{C}$	N.A.
Load sensitivity	1.5%/V	$\leq 1\%$ /V	N.A.	N.A.	0.04%/V	N.A.




Fig. 6. Chip micrograph of the voltage reference circuit and output transistor. The noninverting amplifier consisting of the operational amplifier and resistors were implemented as off-chip components.

threshold voltage variation. This is because the variation in the threshold voltage directly affects the output current when it is biased with fixed voltage, but the variation in the threshold voltage can be canceled between the output voltage of the threshold voltage monitoring circuit and the output transistor as shown in Eq. (13). Figure 5 (b) shows the distribution of the average output current  $\overline{I_{REF}}$ . The average current  $\overline{I_{REF}}$  was about 18  $\mu\text{A}$ . The effect of the threshold voltage variation ( $\Delta V_{TH} = \pm 0.1$  V) on the output reference current can be suppressed within 0.8  $\mu\text{A}$ . The process sensitivity ( $\sigma/\mu$ ) in 300 runs was 4.4%, and was improved about 85% by using the proposed circuit, compared to the process sensitivity of the fixed bias transistor.

## V. EXPERIMENTAL RESULTS

We fabricated a prototype chip with a 0.35- $\mu\text{m}$ , 2-poly, 4-metal standard CMOS process. For flexibility, the noninverting amplifier consisting of the operational amplifier (National Semiconductor: LMC6482) and resistors (metal-film resistor) were implemented as off-chip components. Figure 6 shows a chip micrograph of the voltage reference circuit and the output transistor. The ratio of the resistors ( $R_1/R_2$ ) was set at 0.18 in this design.

Figure 7 shows the measured reference current  $I_{REF}$  as a function of temperature from -20 to 80 $^{\circ}\text{C}$ . An almost constant reference current can be obtained. The average current  $\overline{I_{REF}}$  was about 18.45  $\mu\text{A}$ . The temperature variation and temperature coefficient of the current were 0.085  $\mu\text{A}$  and 46 ppm/ $^{\circ}\text{C}$ , respectively. The load sensitivity was 1.5%/V in the supply range of 1.4 to 3 V. A constant reference current with little




Fig. 7. Measured reference current  $I_{REF}$  as a function of temperature.

temperature dependence can be obtained.

Table I summarizes and compares the performances of the proposed circuits and reported CMOS current reference circuits [2]- [6]. The proposed circuit showed the best temperature coefficient performance compared to other CMOS current reference circuits. We are now designing a fully on-chip circuit configuration including resistors and an operational amplifier.

## REFERENCES

- [1] I. M. Filanovsky, A. Allam, "Mutual Compensation of Mobility and Threshold Voltage Temperature Effects with Applications in CMOS Circuits," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., pp. 876-884, 2001.
- [2] G. Serrano, P. Hasler, "A Precision Low-TC Wide-Range CMOS Current Reference" IEEE JSSC, pp. 558-565, 2008.
- [3] A. Bendali, Y. Audet, "A 1-V CMOS Current Reference With Temperature and Process Compensation," IEEE Trans. Circuits Syst. I, Reg. Papers, pp. 1424-1429, 2007.
- [4] C.-H. Lee, H.-J. Park, "All CMOS temperature-independent current reference," Electronics Letters, vol. 32, pp. 1280-1281, 1996.
- [5] W. M. Sansen, F. O. Eynde, M. Steyaert, "A CMOS Temperature-Compensated Current Reference," IEEE JSSC, pp. 821-824, 1998.
- [6] A. M. Pappu, X. Zhang, A. V. Harrison, A. B. Apsel, "Process-Invariant Current Source Design: Methodology and Examples," IEEE JSSC, pp. 2293-2302, 2007.
- [7] Y. Taur, T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge Univ. Press., 1998.
- [8] T. Sakurai, A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE JSSC, pp. 584-594, 1990.
- [9] K. Ueno, T. Hirose, T. Asai, Y. Amemiya, "A 0.3- $\mu\text{W}$ , 7 ppm/ $^{\circ}\text{C}$  CMOS voltage reference circuit for on-chip process monitoring in analog circuits," Proc. of the 34th European Solid-State Circuits Conference (ESSCIRC), pp. 398-401, 2008.
- [10] K. A. Bowman, S. G. Duvall, J. D. Meindl, "Impact of Die-to-die and Within-die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration," IEEE JSSC, pp. 183-190, 2002.
- [11] H. Onodera, "Variability: Modeling and Its Impact on Design," IEICE Trans. Electron., Vol. E89-C, pp. 342-348, 2006.
- [12] M. J. M. Pelgrom, A. C. J. Duinmaijer, A. P. G. Welbers, "Matching properties of MOS transistors," IEEE JSSC, pp. 1433-1439, 1989.